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Abstract
Applications may have unintended performance problems in spite of compiler optimizations,
because of the complexity of the state of the art hardware technologies. Most modern processors
incorporate multiple cores that have superscalar, out-of-order, and speculative pipelines. They
also have multiple functional units and deeper buffers for sustaining high levels of instruction
level parallelism. As the number of cores in modern multiprocessors increase, interactions in, and
between, the hardware, operating system, and applications have become increasingly complex.
These complexities means that developing applications may include potential performance
inefficiencies. Unexpected performance bottlenecks predominantly reside in hardware and suffer
from architectural limits. The implemented applications may experience unexpected bottlenecked
executions. It is difficult to avoid these performance inefficiencies in applications due to complex
interactions in their executions.
These complexities make it challenging to identify the performance inefficiencies of ap-
plications that suffer from architectural limits. Performance characterization of applications’
hardware behavior is essential for making the best possible use of available hardware resources.
Fortunately, modern architectures offer access to many hardware events that are capable of
providing information to reveal architectural performance bottlenecks throughout the core and
memory hierarchy. These events can provide programmers with unique and powerful insights into
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the causes of resource bottlenecks in their applications. However, interpreting these events has
been a significant challenge.
The subject of this thesis is an automated system that uses machine learning to identify
an application’s performance problems. Our system provides programmers with insights about
the performance of their applications while shielding them from the onerous task of digesting
hardware events. It uses a machine learning mechanism, decision tree on our micro-benchmarks
in order to fingerprint the performance problems. Decision trees are trained on a sampled set
of hardware events to fingerprint the architectural hardware bottlenecks. Our system divides a
profiled application into functions using their calling contexts in the hardware event collection.
It then automatically classifies each function by dominant hardware resource bottlenecks. Using
the classifications from the hotspot functions, we were able to achieve an average speedup of 1.73
from three applications in the PARSEC benchmark suite. Our system provides programmers with
a guideline of what, where, and how to fix the detected performance problems in applications,
which would have otherwise required considerable architectural knowledge.
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Chapter 1
Introduction
The performance of applications can be negatively affected by two phenomena: poor selection of
algorithms and inefficient usage of hardware resources. Although both algorithmic and hardware-
oriented performance tuning can be essential for improving performance, many programmers
overlook hardware-oriented performance tuning. This tendency has been encouraged by a long-
standing and powerful trend of hardware abstraction. For instance, where programmers once had
to be keenly aware of their program’s memory usage or the underflow of their computations, they
can now assume practically unbounded virtual memory and significant accuracy for very small
numerical values. Many of the resource limitations and design tradeoffs of the underlying hardware
have intentionally been made opaque in order to simplify the work of programmers. Seemingly
suitable programs can run correctly, but may suffer from hidden hardware bottlenecks that can
severely hinder performance. We have coined the term hardware performance pathologies, which
we define as program-level behaviors that encounter hardware resource bottlenecks. Traditional
identification of these pathologies involved a great deal of guesswork and time-consuming
experiments. The present trend in hardware involves moving towards multi-core machines with
more elaborate interconnects and memory hierarchies, which has only exacerbated this challenge.
Modern microprocessors provide hardware events that were primarily intended for processor
verification. These events provide low-level details about architectural components such as the
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core pipelines, execution units, memory hierarchy, and interconnects. These events can provide
insights into how a program’s execution utilizes hardware resources and provide opportunities for
detecting resource bottlenecks. However, it is challenging for developers to directly use these
hardware events for performance tuning purposes. We identify five major reasons for this:
• Lack of Standardization.
Different manufacturers, and even different product lines from the same manufacturer, have
offered significantly different sets of hardware events.
• Poor Validation.
Historically, the hardware events have not been well validated.
• Poor Documentation.
The hardware events have not been well documented, or have been documented at an
inaccessible level to most users.
• Inadequate Tools.
Historically, the tools supporting hardware-monitoring-based performance tuning have been
paltry for all but architectural experts.
• Lack of Micro-architectural Knowledge.
Significant micro-architectural understanding has generally been required to understand and
interpret the hardware events.
For these reasons, using the raw hardware events does not - and perhaps cannot - provide
an effective performance tuning solution for most programmers. We argue that a more effective
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Figure 1.1: Possible performance bottlenecks:
A set of performance bottlenecks can be experienced in the execution of applications. A dominant
bottleneck can exist among the experienced performance pathologies.
approach to hardware performance tuning would be pathology-based, in which programmers
profile their applications using hardware events but receive user-friendly feedback in terms of the
performance pathologies that their code exhibits. We define performance pathologies as program-
level behaviors that encounter one or more associated hardware resource bottlenecks that are
possibly the cause of significant performance loss. For example, a function could be described
as having ‘inefficient memory accesses on large working set’, instead of the raw event data,
which might appear as, ‘a MEM LOAD RETIRED.LLC MISS count of 793,320,000’. Figure 1.1
illustrates an example of what happens when a set of possible performance bottlenecks is exposed
in the execution of applications. A dominant bottleneck can exist among the bottlenecks.
This thesis presents a system, ADP (Automated Diagnosis of Performance pathology), which
automate the discovery and alleviation of significant resource bottlenecks in order to optimize
the performance of applications. ADP can automatically analyze and discover the patterns
found in the large quantities of hardware events and can identify those patterns in applications
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as user-understandable program-level performance pathologies. The mechanism of ADP relies
on the notion of hardware event fingerprints. Suppose that a hardware-related performance
pathology exists, which significantly affects performance during an interval of some application’s
execution. This execution consequently incurs a significant change in the values of those
predominant hardware events associated with the pathology and modern hardware architecture
contains sufficient predominant hardware events related to the bottleneck. We have observed that
different executions suffering from the same hardware pathology tend to have similar patterns of
predominant hardware events. We call such patterns of events that mark a performance pathology
its fingerprint. With the fingerprints, ADP can identify the performance pathologies from measured
hardware events on the fly using these fingerprints. In later Sections, we will show that these
fingerprints can reliably identify pathologies residing in well-known applications.
Generate these fingerprints requires us to build micro-benchmarks that demonstrate the
presence or absence of particular performance pathologies. These micro-benchmarks are written,
whenever possible, in a high-level language. This ensures that the performance pathology is
expressible on the program level, rather than on the micro-architectural level. It also provides a
reference sample of the pathology that is resident in code for programmers to use in order to better
understand and resolve the performance pathology. Hardware events measured during the micro-
benchmarks’ executions are used to construct decision trees. The trees use measured hardware
events from the corresponding executions and use these patterns to classify a pathology label. We
currently employ 10 micro-benchmarks, each of which codifies and represents a known pathology.
Factoring in the existence, or lack, of a pathology of each micro-benchmark and three working set
size labels (for the 5 memory-bound micro-benchmarks), there are presently 40 pathology labels.
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In order to classify the performance pathologies characterized by these fingerprints, we use a
machine learning mechanism, decision tree classification. ADP has two phases: the training phase
and the classification phase. During the training phase, decision trees are trained by the profiled
measurements of hardware events generated by our micro-benchmarks. ADP profiles the micro-
benchmarks by collecting a selected subset of hardware events identified as being significant by
correlation-based feature selection (CFS) [1]. We call this subset the key events.
Once the key events for the execution have been collected, ADP splits the profiled events from
the micro-benchmarks into segments representing durations of the execution. We refer to these
segments as time-slices. Each time-slice is a vector comprised of aggregated event counts, and
shares a pathology label determined by the intended pathological behavior. These time-slices are
used as the training data set for constructing the decision trees. Section 4.1.3 describes the details
of how we generate the time-slices for a pathology class. After the trained decision trees are
constructed, they can classify pathology labels from the vectors of key events in the time-slices of
the micro-benchmarks.
During the classification phase, ADP uses the decision trees from the training phase in order
to detect performance pathologies exhibited by the functions of target applications. It measures
the same key events used in the training phase by executing target applications. It then aggregates
the measured events by grouping them according to the functions of the applications. We refer to
these segments as function-slices. For each function-slice, ADP uses the decision trees to assign a
pathology label that represents their behaviors. The underlying intuition is that similar patterns of
events occur if both the application and the micro-benchmark are exposed to the same hardware
resource bottleneck. If the label of a function-slice is classified as being a pathological case, ADP
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directs programmers to the function that is responsible and provides suggestions for resolving
the pathology. In order to study the effectiveness of our decision trees against frequently used
applications, we experimented with the subset of the SPEC CPU2006 integer and floating-point
benchmarks [2] written in C and C++, and the PARSEC benchmarks [3] as target applications. The
applications from both benchmarks represent a set of well-known single-threaded applications,
parallel applications, and scientific simulation applications.
ADP assumes there exists a critical path that consists of multiple hotspot functions. One
or multiple hardware resource bottlenecks exist somewhere along the critical path, which will
significantly correlate with the use of the hardware resources in terms of hardware events. ADP
is primarily organized to detect the experienced resource bottlenecks from applications that have
particular characteristics:
• Applications have a small number of dominant hot spot functions, which consume large
proportions of execution time.
• Those hot spot functions repeatedly experience hardware resource bottlenecks and they
significantly affect performance.
• Those hot spot functions show consistent behaviors, and do not exhibit variant characteristics
due to the usage patterns of data and interactions with a user. If a hotspot function exhibits
inconsistent behavior during the same measurement run, it will experience significantly more
variant patterns of hardware patterns. Therefore, it will be difficult for ADP to analyze such
variant patterns in the hotspot function.
These characteristics of applications allow ADP to measure sufficient and meaningful hardware
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events for the purpose of classifying their performance pathologies. SPEC CPU2006 bench-
marks [2] and the PARSEC benchmarks [3] are good examples of applications that have such
characteristics.
ADP is an automated system that can fingerprint and detect the performance pathologies
of applications. ADP is designed to identify hardware resource bottlenecks within a single
machine. It supports both serial and parallel applications. However, bottlenecks involving OS-
level resources or network interactions are not yet supported, e.g., lock contention, or the delay
of web services. The micro-benchmarks characterize a variety of common patterns of bottlenecks
in the memory hierarchy and the CPU resources. While OS-level resources do not fall within the
scope of our thesis, ADP can be extended to identify I/O bottlenecks in a manner similar to the
bottlenecks in the memory hierarch. Our contributions are:
• Constructed micro-benchmarks.
The micro-benchmarks characterize the presence or lack of hardware performance patholo-
gies.
• Automated key event selection.
ADP can automatically select key events regardless of their standardization, documentation,
or validation.
• Automated pathology classification.
ADP can classify pathology labels from the profiled functions of a target application. This
label can provide developers with high-level optimization suggestions without requiring the
analysis of raw hardware events or knowledge of hardware architectures.
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Section 2 introduces previous research. Section 3 describes attribute selection algorithms and
decision tree algorithms. Section 4 demonstrates our system, with ADP detecting the performance
pathologies from the applications of the benchmarks. Section 5 shows how our system works by
analyzing the identified cases of the performance pathologies. Section 6 discusses the lessons we
learned and possible integrations of ADP. Section 7 concludes this thesis.
Thesis Statement
An automated system that can identify the functions in a program that are associated with
a bottleneck in performance by fingerprinting the hardware monitoring events using machine
learning mechanisms without requiring the developers of architectural knowledge and exerting
manual effort.
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Chapter 2
Related Work
Hardware Events
Modern processors provide hardware events that are helpful for determining the performance of
applications [4]. Oprofile [5] samples hardware events, but can collect only a limited number
of events simultaneously. In a manner similar to the work of Azimi et al. [6], Intel VTune
Amplifier XE [7] supports multiplexing performance monitoring hardwares, which allows it to
simultaneously collect an arbitrary number of hardware events. It supports Precise Event Based
Sampling (PEBS) that samples hardware events with predetermined thresholds. When a hardware
event monitoring unit reaches a threshold, it generates an interrupt for the tool to aggregate the
event counts. This tool can associate with call stack unwinding when the event is collected. It also
supports statistical event sampling, which allows estimated event counts to associate with specific
code contexts such as functions and basic blocks. Our system, ADP [8] uses the multiplexing
feature of the Intel VTune Amplifier XE and records the code contexts when it measures hardware
events.
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Performance Model
Several performance models have been proposed. A stochastic analytic queuing model [9]
predicts performance measures, such as mean completion time with given computation and
communication delays in a task system. A statistic model [10] uses genetic algorithms to
predict achievable bandwidth from cache hit rates for memory-bound HPC applications. The
Roofline model [11] and the Capacity model [12] present a theoretical model for analyzing upper
bounds of performance with given computational bottlenecks and memory bottlenecks. Bound-
and-bottleneck analysis can provide insights into the primary factors that affect performance
by highlighting and quantifying the influence of resource bottlenecks [13]. The fingerprinting
mechanism of ADP is close to the bound-and-bottleneck performance model and can complement
these performance models by providing user-friendly information. It is based on the automatically
classified performance pathology labels that are associated with dominant resource bottlenecks.
Contention-aware Scheduling
Several scheduling mechanisms have been proposed to reduce resource contention. Cheng et
al. [14] present a run-time mechanism for adjusting the number of concurrent memory tasks
in order to reduce contention. Their approach fits parallel applications that consist of similar
threads rather than heterogeneous combinations of threads from different applications. Jiang et
al. [15] propose a heuristic-based offline co-scheduling mechanism to reduce contention. They
use a min-weight perfect matching algorithm to find the optimal assignment of thread pairs by
considering execution time degradation of the co-scheduled pair. Using this pair-wise contention
10
model, Blagodurov et al. [16] propose an online contention-mitigating scheduling mechanism. The
proposed scheduler sorts the thread with monitored last-level cache miss rates, and tries to balance
the miss rates to reduce contention. This is similar to the work of Knauerhaseet al. [17]. This pair-
wise model can predict the contention inaccurately when more than 2 threads are involved. These
scheduling mechanisms focus on a few metrics in order to estimate resource contention. However,
these schedulers are unable to answer where the most bottlenecked sources are.
Resource Management using Hardware Events
Bitirgen et al. [18] present a framework that manages shared resources on chip multiprocessors.
Their framework uses a machine learning mechanism to formulate a predictive model for resource
allocation. Curtis-Maury et al. [19] propose an online power-performance prediction model built
around the identification of parallel application execution phases. They use multivariate regression
analysis of hardware events to find optimal operating points of concurrency. Heath et al. [20]
suggest a mechanism for using hardware events to manage thermal emergencies in server clusters
by emulating temperature. Stoess et al. [21] present a power management framework using
hardware events in a virtualized environment. Schneider et al. [22] use hardware events for
adaptive optimizations in compilers and runtime systems. Ould-Ahmed-Vall et al. [23] use a
regression model tree to predict CPI using hardware events. Shen et al. [24] use hardware events
to construct a model of requests of users to a concurrent server environment. Xu et al. [25] use
data mining to analyze console logs in order to detect anomalies in large-scale systems.
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Performance Benchmarks
SPEC CPU2006 integer and floating-point benchmarks [2] represent a set of well-known single-
threaded applications. PARSEC benchmarks [3] includes a set of well-known parallel applications.
Lmbench [26] is a microbenchmark suite used to measure common bottlenecks of system
performance including OS layer and hardware resources. MOSBENCH [27] is a benchmark suite
for measuring scalability issues of Linux kernel in a many-core server environment with a memory-
mapped file system. ADP uses a set of microbenchmarks to fingerprint the patterns of hardware
events in bottlenecked executions.
Performance Tuning Tools
Vetter [28] proposes using a decision tree trained from micro-benchmarks to identify performance
problems related to Message Passing Interface (MPI) [29]. He uses instrumentation mechanisms
to trace the performance data of MPI applications. Paradyn [30] automates instrumentation and
diagnoses bottlenecks in parallel applications such as waiting in MPI communication. Casas et
al. [31] propose signal processing techniques for automatically identifying phases and structures
of MPI applications. They use the instrumentation environment of Paraver [32] to gather execution
traces from MPI applications. Bo¨hme et al. [33] present an automatic mechanism which performs
instrumentation during compilation in order to identify the causes of waiting periods for MPI
applications. Instrumentation mechanisms [34] have much greater effects on the execution of
applications and create more overhead when compared with sampling hardware events. The
hardware event collection mechanisms are separate from the main execution hardware, so the
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events can be collected at nearly full execution speed, without the overhead of instrumentation
mechanisms.
Paraver [32], VAMPIR [35], Jumpshot [36], PAPI [37] Perfsuite [38], and Paradyn [30]
provide performance data collection and visualizations for identifying performance bottlenecks
such as MPI communication inefficiencies. Tau [39] supports monitoring parallel applications by
automatically inserting instrumentation routines. Performance tuning tools such as Oprofile [5]
and Intel VTune [7] profile hardware events and visualize them. Using the refined information
from the tuning tools allows optimization techniques [40] to be applied by the users.
When using instrumentation, several performance tools can provide call path analysis. Several
performance tools and studies have been proposed. Tau [39] analyzes the performance of
parallel applications by automatically inserting instrumentation on all function calls and returns.
DARC [41] uses instrumentation to decide call paths causing latency in operating system
routines. Paradyn [30] inserts instrumentation to identify performance bottlenecks such as MPI
communication inefficiencies. Ravindranath et al. [42] use instrumented library to evaluate
the performance of mobile applications. However, these tools are based on instrumentation
mechanisms [34] and cannot avoid diverting the execution of applications, and create much more
overhead than occur when sampling hardware events. By extending these call path analyses
to request flow analyses, Spectroscope [43] diagnose the causes of performance changes in a
distributed system. Attariyan et al. [44] propose performance cost evaluation using information
flow analysis. Kundu et al. [45] present performance modeling of VM-hosted applications as
resource allocation and contention using machine learning mechanisms.
Periscope [46], Perfexpert [47], and HPCToolkit [48] [49] are automated tools that detect
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performance bottlenecks in parallel applications using hardware events. Perfexpert [47] suggests
solutions for the detected bottlenecks. In addition, HPCToolkit [48] [49] uses compiler data to
suggest source modifications for parallel applications. The detection mechanisms from these tools
are heavily dependent on manually created metrics and rules. In addition, these tools are mostly
targeted at parallel applications based on MPI [29] and OpenMP [50].
These performance tuning tools help architectural experts and developers find performance
problems. However, in order to analyze the information they provide, significant manual
interpretation is required. In addition, these conventional tools lack the ability to conduct automatic
identification of dominant resource bottlenecks. ADP automates the identification of a dominant
resource bottleneck and provides user-friendly labels.
We present ADP, an automated system that fingerprints the pathological patterns of hardware
events and identifies the performance pathologies in applications. ADP is applicable to single
threaded and parallel applications and imposes nearly no overhead when measuring the hardware
events on the fly.
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Chapter 3
Background
3.1 Attribute Selection
To reduce dimensionality of a original set, Sn with n attributes, attribute (feature) selection is to
select a subset Sk with a small number of k attributes (or measurements) out of the original set
(where k ≤ n). Automated attribute selection has been investigated for decades. Siedlecki et
al. [51] proposes a combination forward selection and backward elimination mechanism. Xu et
al. [52] and Yang et al. [53] present how to apply standard artificial intelligence techniques, best-
first heuristic search and genetic algorithms for attribute selection. Wrapper method [54] proposes
to consider the interaction between the feature selecting learning algorithm and the training set.
Principal components analysis (PCA) [55] is a linear transformation for attribute selection. It
searches for a small number, k of orthogonal vectors that can best be used to represent the high
dimensional data space with possibly correlated variables (n,where k ≤ n). Guyon et al. [56]
present the recursive feature elimination mechanism using support vector machine (SVM) [57]. A
good survey of attribute selection techniques can be found in Guyon et al. [58]
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Correlation-based Feature selection (CFS)
Correlation-based Feature selection (CFS) [1] is a scheme that searches subsets of attributes
(hardware events in ADP) by selecting those highly correlated with classes (represented by
pathology labels) and those less inter-correlated with each other. CFS uses a heuristic based on the
hypothesis that good attributes have high correlation with classes and less inter-correlation with
each other [59]. The ‘merit’ heuristic of an attribute subset S containing k attributes, is defined as:
MeritS =
k · rca√
k + (k − 1) · raa
(3.1)
where rca is the average attribute-class correlation, and raa is the average attribute-attribute inter-
correlation. By this heuristic, CFS discards irrelevant attributes as they have low correlation with
the classes. In addition, CFS discards redundant attributes as they have high inter-correlation with
the other attributes. For the numeric valued event data, CFS discretizes them using a mechanism
suggested by Fayyad and Irani [60]. CFS also uses symmetrical uncertainty to estimate the degree
of association between the discrete attributes (X and Y ) to avoid the bias issues of information
gain. Symmetrical uncertainty, SU(X, Y ) is defined as:
SU(X, Y ) = 2 ·
[
H(X) +H(Y )−H(X, Y )
H(X) +H(Y )
]
. (3.2)
CFS iterates through subsets of attributes to find the subset with a local maximum for the merit
heuristic in Equation 3.1. We use the best-first search method [52], which considers local changes
by adding or removing an event to the current subset in order to find a better subset with a higher
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“merit”. If the path being explored looks less promising, the search can backtrack to a more
promising previous subset.
3.2 Decision Tree
The decision tree algorithm is a machine learning technique used for classification where patterns
of input attribute vectors are analyzed to create a predictive model. A decision tree consists of non-
leaf nodes that represent tests of attributes (hardware events in ADP), branches between nodes that
represent the outcomes of the tests, and leaf nodes that hold the class labels (pathology labels).
Constructing the most optimal and accurate decision tree is usually NP-hard on a given set
of training data [61][62]. To construct a decision tree model, most practical algorithms use a
greedy approach using heuristics such as information gain or gain ratio. Using these algorithms,
the training data is recursively partitioned into smaller subsets. When partitioning the dataset, the
attribute with the highest splitting criterion such as gain ratio is chosen as the splitting attribute.
Based on information theory [63], this attribute minimizes the information needed to classify the
data in the resulting partitions and reflects the least randomness in these partitions. In our case,
where an attribute is a hardware performance event, the purpose of training a decision tree model
is to iteratively find the event with the highest splitting criterion.
ID3
ID3 [62] uses information gain as the splitting criterion. We denote D as being a data partition, A
as being a splitting attribute that has distinctive values, and C as being a set of classes. Information
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gain is based on an entropy function H(D) defined as:
H(D) =
∑
c∈C
−P (c) log2 P (c) (3.3)
where P (c) is the proportion of D belonging to class c.
Entropy can also be defined in terms of D and A.
H(D,A) =
∑
v∈A
|Dv|
|D| ·H(Dv) (3.4)
where Dv is the subset of D for which attribute A has value v.
We denote Information gain of A as being Gain(D,A) which is defined as:
Gain(D,A) = H(D)−H(D,A). (3.5)
C4.5
C4.5 [63] which is a successor of ID3, uses Gain ratio, as a splitting criterion which is defined as:
GainRatio(D,A) =
Gain(D,A)
SplitInfo(D,A)
(3.6)
where SplitInfo(D,A) = −
∑
v∈A
|Dv|
|D| · log 2(
|Dv|
|D| ). (3.7)
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Classification and Regression Trees (CART) [64] uses Gini index defined as:
Gini(D) = 1−
∑
c∈C
P (c)2. (3.8)
Random forests
Random forests [65] consist of multiple decision trees that are constructed by randomly chosen
attributes with a predefined size s. The random forests classify a label by voting, a plurality
decision from individual decision trees. Because of the law of large numbers, random forests do
not overfit as more trees are added. Additionally, the generalization error converges to a limited
value.
In our case, the purpose of constructing a decision tree from the training dataset is to iteratively
select the event with the highest splitting criterion for the classification of pathology labels. In this
iteration, the best splitting threshold for this event is also chosen. This selected event minimizes
the information needed to classify the data in the resulting partitions of datasets and reflects the
least randomness in these partitions.
In the next Section, we present the mechanisms inside ADP, which uses CFS for key event
selection and random forests for the classification of the performance pathologies.
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Chapter 4
ADP: Automated Detection of Performance
Pathologies
We have built an automated system, ADP, which models, detects, and provides suggestions of how
to fix performance pathologies. ADP provides the programmer with an automated and intuitive
assessment of the software, using profiled hardware events that are characterized as 40 different
labels. Additionally, it provides a comprehensive analysis and requires less effort than manual
approaches. This is because manual approaches do not allow users to be ignorant of the meaning
of the events. Therefore, ADP is suitable where one does not need to know what the specific
architectural events mean, but wants to detect specific performance problems.
Figure 4.1 shows the procedures for experts and users to use ADP. In order to provide
reference samples of performance pathologies with which to construct the decision trees, we codify
performance pathologies as micro-benchmarks, which are specifically implemented to expose a
particular hardware resource bottleneck or a set of related resource bottlenecks. The execution of
each pathological micro-benchmark produces a characteristic pattern of the hardware events by
repeatedly stressing a set of hardware resources; ADP then extracts the fingerprints from these
patterns of events and uses them to formulate decision trees that model the relationship between
the hardware events and the performance pathologies. Then, the decision trees can diagnose target
applications according to the fingerprints of the pathologies. ADP features the training phase for
experts and the classification phase for users; we describe each in Section 4.1 and Section 4.2.
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Figure 4.1: The Processing Flow.
(a) The pathology-bearing micro-benchmarks are profiled to determine the most relevant events
(key events). (b) They are profiled again, measuring only the key events. (c) The profiled results
are divided into time-slices. (d) The time-slices are used to construct decision trees. (b′) In order
to identify those pathologies in the target application, the key events are measured during the
execution of the application. (c′) The measured events are divided into function-slices. (d′) Each
function-slice is compared in the decision trees in order to identify the most relevant pathology.
4.1 Training Phase
The procedures of the training phase are shown in Figure 4.1.(a)∼(d). In this phase, ADP:
1. Codifies the hardware performance pathologies in the micro-benchmarks that strongly and
consistently exhibit those pathologies;
2. Measures all the available hardware events from profiling runs of the micro-benchmarks and
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uses CFS analysis to select the key events, which are most highly correlated (either negatively
or positively) with performance pathologies (Figure 4.1.a);
3. Measures only the selected key events from profiling runs of the micro-benchmarks
(Figure 4.1.b);
4. Splits and aggregates the key events of the profile runs into time-slices (Figure 4.1.c) and
finally;
5. Trains decision trees from those time-slices that are associated with pathology labels. The
decision trees, which given a profiling run collecting the key events, can classify the
performance pathologies present in that run (Figure 4.1.d).
4.1.1 Micro-benchmarks
The training phase of ADP begins with the construction of micro-benchmarks in order to
characterize known performance pathologies. Using the micro-benchmarks, ADP measures every
hardware event from their runs. The measurement of hardware events imposes nearly no overhead
and results in no perturbation of execution. Table 4.1 describes the micro-benchmarks. We use 10
micro-benchmarks that provide 40 different combinations of labels.
The micro-benchmarks characterize known performance pathologies associated with major
hardware resource bottlenecks in our experimental environments. Figure 4.2 shows that
each micro-benchmark fingerprints pathological and non-pathological patterns from one or
more resource bottlenecks. Separate labels from the same micro-benchmark fingerprint those
different patterns. For instance, we create the micro-benchmarks to characterize heavy branch
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Figure 4.2: A set of performance bottlenecks is fingerprinted by the execution of micro-
benchmarks.
misprediction, pointer chasing accesses, heavy cache misses, heavy Reservation Station (RS)
usage, and heavy Floating Point Units (FPU) usage.
Our micro-benchmarks characterize bottlenecks of major hardware resources in our experimen-
tal environments. Their implementation is based on the studies about the practical performance
problems that the users most commonly encounter. If necessary, additional micro-benchmarks can
be added for different or newer architectures. We believe that current set of our micro-benchmarks
covers the most common hardware resource bottlenecks related to CPU and memory subsystems
in our environments. If we find a new resource bottleneck in a target application, and if it is a
common practical problem, we can implement a new micro-benchmark to characterize it. In other
words, additional micro-benchmarks can be added for different performance pathologies or newer
architectures, e.g., a micro-benchmark to characterize Non-Uniform Memory Access (NUMA).
This will change the key event selection and ADP can detect the newly founded pathology in the
target application.
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Our analysis and automated mechanisms are based on the combinations of labels with many
profiled hardware events. Thus, the diagnosis of the performance pathologies involves a large
search space that requires considerable effort. The purpose of the micro-benchmarks is not
to characterize the most complex and obscure performance problems, but to present simple
abstractions to help automate hardware performance tuning for average programmers. The micro-
benchmarks provide reference samples of performance pathologies based on the fingerprints
of their predominant hardware events. The fingerprinted pathologies also help programmers
understand their code and resolve the detected pathologies.
Each micro-benchmark features an initialization phase and an execution phase. The
initialization phase sets up any data the execution may require. The execution phase actually
exhibits the pathology and can be executed repeatedly in order to provide any execution duration is
required. As we are only interested in this execution phase, we filter out any execution pertaining
to the initialization in the event measurements. Each micro-benchmark is designed to codify at
least a representative pathology as well as the lack of that particular pathology, while otherwise
keeping the execution as similar as possible. For example, a micro-benchmark encoding the branch
misprediction pathology can be configured to produce two nearly-identical execution streams
whose only significant differences are whether the branches are mostly predicted by the branch
predictor or not.
Array, LList, Pointer, SB, and AA are memory-bound micro-benchmarks. Since
applications may have varying memory footprints, even the same micro-benchmark can exhibit
different patterns of hardware events depending on the working set size. Thus, we collect a range
of different pathologies from memory-bound micro-benchmarks by adjusting their working set
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Micro-
Benchmark
Pathology Label Pathology Description
Array
P Array L2/L3/M
Inefficient (random) accesses on arrays that incur
heavy cache misses over L2 / L3 / Memory resident
working sets
N Array L2/L3/M Efficient (linear) accesses on arrays over L2 / L3 /
Memory resident working sets
LList
P LList L2/L3/M
Inefficient (random) accesses on linked list incurring
heavy cache misses over L2 / L3 / Memory resident
working sets
N LList L2/L3/M Efficient (linear) accesses on linked list over L2 / L3 /
Memory resident working sets
Pointer
P Pointer L2/L3/M
Inefficient pointer chasing accesses that incur heavy
sequential cache misses over L2 / L3 / Memory
resident working sets
N Pointer L2/L3/M Efficient (linear) accesses on pointer-linked data over
L2 / L3 / Memory resident working sets
SB
P SB L2/L3/M Inefficient store accesses that drains store buffer over
L2 / L3 / Memory resident working sets
N SB L2/L3/M Efficient store accesses over L2 / L3 / Memory resident
working sets
AA
P AA L2/L3/M
Inefficient accesses on 4K apart addresses that cause
Address Aliasing problem that falsely incurs Write
After Read (WAR) hazard over L2 / L3 / Memory
resident working sets
N AA L2/L3/M Efficient accesses over L2 / L3 / Memory resident
working sets
BrMis
P BrMis Heavy branch misprediction
N BrMis Light branch misprediction
FPU
P FPU Heavy software emulation of floating point instruc-
tions
N FPU Efficient usage of Floating Point Units
Div
P Div Excessive execution of Division Units
N Div Efficient execution of Division Units
ICache
P ICache Excessive instruction cache misses
N Icache Efficient instruction cache misses
ITLB
P ITLB Excessive Instruction TLB misses
N Icache Efficient Instruction TLB misses
Table 4.1: The Description of Performance Pathologies Modeled by Micro-benchmarks.
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sizes. We prepend P to the names of micro-benchmarks (base labels) configured to exhibit their
pathology, and prepend N to the base labels configured not to exhibit that particular pathology.
The non-pathological case characterizes the same but efficient execution compared with the
pathological case. In addition, we add a suffix, L2, L3, or M after the base labels to indicate a
working set resident in L2, L3, or Memory (above L3 cache size but not above memory size). For
instance, P Array L3 for pathology-enabled Array on L3-resident data.
The followings briefly describe the implementation of the memory-bound micro-benchmarks.
P Array and P LList characterize heavy cache misses on array and a listed list data structure.
P Array iterates over the working set of array data in a random order to characterize pathological
pattern. N Array iterates over the working set of array data in a strided sequential order. Array,
P LList and N LList iterates over linked list data. P Pointermodels sequential cache misses
raised by pointer chasing access patterns. It iterates over a pointer-chained data structure and the
pointer accesses on scattered addresses in a random manner. N Pointer iterates over the same
data structure in a strided sequential order. In this case, the pointer accesses are on the adjacent
addresses. SB repeatedly do many store operations to characterize pathological patterns when
store buffer is filled up. P SB uses ‘compare and exchange’ instruction to act as implicit memory
barrier that results in draining of the store buffer. N SB does the same repeated store operations
and uses explicit memory barrier, ‘sfence’, which trains the store buffer. AA models an Intel CPU
specific Address Aliasing pathology. This pathology happens when a load instruction is issued
after a store instruction and their memory addresses are offset by 4KB. When this load and store
is processed, they falsely incur Write After Read (WAR) hazard. CPU tries to forward the results
of the store and avoid the load, i.e., store forwarding happens. P AA repeatedly does load and
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store instructions in addresses that are 4k apart. P AA repeatedly does the same instructions but
the addresses are not 4k apart.
BrMis, FPU, Div, Icache, and ITLB are CPU-bound micro-benchmarks. P BrMis
models poor prediction from the branch predictor by providing unpredictable arguments in the
branch instructions. N BrMis does the same branch instructions with predictable arguments.
P FPU characterizes heavy software emulation of floating point instructions instead of using
dedicated Floating Point Units (FPU). N FPU does the same floating point instructions using FPU.
P Div models heavy usage of division units. P ICache characterizes heavy instruction cache
misses by executing instruction point accesses on unaligned and scattered code space. N ICache
does the same amount instructions on the aligned code space. Similarly, P ITLB and N ITLB
characterize heavy instruction TLB misses by executing instruction point accesses on much larger
unaligned and scattered code space. Since CPU-bound micro-benchmarks are independent of the
working set size, they do not have the additional suffixes.
4.1.2 Key Events Selection
In ADP, the data space is comprised of hundreds of hardware events, most of which may be weakly
correlated with the performance pathologies and are irrelevant for identifying the pathologies.
Furthermore, some of the events may be highly inter-correlated with each other; thus, they are
redundant. Using every event to train decision trees often results in classification degradation either
from the redundant events or from noise effects from the irrelevant events. For these reasons, by
only sampling the set of the events highly correlated with the performance pathologies, we can
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yield better classification accuracies from decision trees and further decrease their training and
classification time.
First, the nature of high dimensional data can lead to the so-called curse of dimensionality [66]
so that we want to reduce the dimension of the events. Another reason for this selection is that
several of the events represent similar characteristics. For these reasons, ADP tries to select
the smallest key event subset that serves to uniquely distinguish pathologies from all profiled
micro-benchmark instances with measured hardware events. If we pick the events solely with
one heuristic such as gain ratios [63], we may have redundant events in the selected subset. In
other words, the aggregated counts of these redundant events can have nearly the same values.
For instance, LONGEST LAT CACHE.MISS and MEM LOAD RETIRED.LLC MISS events are
similarly measured, showing L3 cache misses in our experiments. Therefore, we need to select a
subset of the hardware events that are relevant and helpful to classify the performance pathologies.
In addition, we need to remove highly redundant events in the selected subset.
ADP uses a machine learning mechanism, Correlation-based Feature Selection (CFS) [1]
to select key events. CFS selects a subset of the hardware events that are strongly correlated
with the performance pathologies and weakly inter-correlated with each other. It searches the
subsets of the hardware events with high ‘merit’ heuristic values from Equation 3.1 in Section 3.
Figure 4.3 shows that all hardware monitoring events are measured from the pathology-bearing
micro-benchmarks. ADP splits the measured events from the micro-benchmarks into time-slices.
As each time-slice has assigned pathology labels, each measured hardware event in the time-slice
has different correlation with the labels. Using the merit heuristics of CFS, ADP selects the most
relevant events as key events that can uniquely and purely classify all profiled labels.
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Figure 4.3: The Key Events Selection.
For instance, RESOURCE STALLS.ANY showing aggregated stall cycles from multiple CPU
resources may represent a pathological symptom from a pathology (e.g., P Array M) due to heavy
L3 cache misses, if the execution of the CPU resources are dependent on the data accesses on L3
cache. However, the correlation value of on RESOURCE STALLS.ANY the pathology would
be lower than MEM LOAD RETIRED.LLC MISS directly showing L3 cache misses. Thus, CFS
would pick up the events that directly represent a resource bottleneck instead of representing
resource-dependent pathological symptom. Combining a best-first greedy search strategy with
CFS, ADP finds a subset that has a local optimum of the merit. The size of selected subset
is decided when the search terminates at the chosen iteration value, which is 100,000 in our
experiments.
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Figure 4.4: The Time Window Slicing.
The performance monitoring hardware triggers an event when the number of the events
overflows a certain threshold. It is easy for the hardware events to be represented as aggregated
counts. As illustrated in Figure 4.4, the selected key events are profiled from the execution of
micro-benchmarks. Then, ADP splits and aggregates the profiled key events are divided into
segments, which we refer as time-slices. Each time-slice is a vector comprised of aggregated
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event counts for a fixed measure duration. Each constructed time-slice from the same run shares
a pathology label depending on the intended pathological behavior (controlled by parameters) of
micro-benchmarks. For instance, LL micro-benchmark can profile time-slices with 6 different
labels depending on the behaviors: N LL L2, N LL L3, N LL M, P LL L2, P LL L3, and
P LL M. In Figure 4.4, the time-slices collected from LL share P LL M pathology label, when
pathology enabling parameter is set and the working set size is above L3 cache size.
We set the duration of a time-slice to one iteration of every multiplexing group. A transition
from a multiplexing group to the next multiplexing group occurs when collected clock ticks reach
at a certain threshold. There is a tradeoff between setting a low threshold for frequent transitions
and a high threshold for infrequent ones; frequent transitions increase transition overhead and
sampling noises due to insufficient event samples and infrequent transitions incur inaccurate
event measurements among multiplexing groups. In order to measure sufficient and correct event
samples while pertaining the overhead of these transitions. In our experiments, we choose the
multiplexing group transition threshold as 100M clock ticks.
The time slicing mechanism helps to increase the classification accuracy of the trained decision
trees by providing more training points and reducing event sampling noise. As our micro-
benchmarks repeatedly execute the pathological or non-pathological behaviors in a loop, the
patterns of measured hardware events are similar among the time-slices from the same execution.
The time-slices from the same execution of a micro-benchmark share the same pathology label.
Furthermore, ADP normalizes the time-slices by dividing the aggregated event values within a
time-slice by the number of clock cycles in that time-slice. With this normalization, the event
data collected from different time-slices can be treated equally in the decision trees. Our current
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implementation of ADP uses the time-slices of equal durations. It drops the last time-slice as it
often has a shorter duration than the other time-slices.
In addition, we aggregate the hardware events by the code context of the function in which they
were produced, which we term function-slices. ADP classifies the pathologies in these function-
slices from target applications. Section 4.2 explains the details of the classification.
4.1.4 Decision Tree
ADP uses decision tree algorithms to identify the performance pathologies resident in applications.
The decision tree algorithms are used to construct a comprehensive model that can fingerprint and
identify the performance pathologies. Compared with other classification algorithms e.g., support
vector machine (SVM) [57], neural network [67] and bayesian [68], decision tree algorithms have
two merits:
• The constructed models are easy to understand, thus they help to analyze the identified
performance pathologies.
• They show relatively short classification times as well as short training times.
Once the decision trees are constructed from the time-slices of the micro-benchmarks, they are
not changed in the classification phase. Therefore, long training times from the classification
algorithms are irrelevant to end-users, while the short classification times of the decision trees are
preferable. In order to avoid unnecessary delay for the end-users, we do not consider updating the
decision tree with information from the target applications.
Figure 4.5 shows that a decision tree algorithm uses the constructed time-slices with pathology
labels as training data set. Each time-slice consists of an aggregated key event vector and a
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Figure 4.5: The Decision Tree Construction.
pathology label. With this training set of time-slices, the algorithm constructs a decision tree.
The decision tree consists of non-leaf nodes that represent tests of key events, branches between
nodes that represent the outcomes of the tests, and leaf nodes that hold the pathology labels. The
decision tree algorithm recursively selects one of key events with the highest splitting criterion,
which can most purely partition the training set from root level to leaf level. When one event is
selected for a current level, it decides how many branches are constructed and the thresholds for the
tests of the branches. These decisions are based on the heuristics that the decision tree algorithm
uses. For instance, in Figure 4.5, event ‘e1’ is selected at the root node that can most purely and
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uniquely partition the training data set. In addition, two branches are constructed for the root node
with the tests: ≤ α and > α.
The tree traversal from the root node to a leaf node results in a path. Each path through the
decision tree ends on a unique leaf node, which has a pathology label. After the tree traversal, a
vector of hardware events from a time-slice can be classified as a pathology label at the reached leaf
node. There may exist multiple leaf nodes sharing the same pathology label. The paths from the
root to these leaf nodes can be considered classification rules that fingerprint patterns of hardware
events for that label. Constructed classification rules can provide useful information from the
combination of fingerprinted hardware events Generating classification rules traditionally required
considerable manual effort from domain experts. ADP instead provides an automated mechanism
to construct these rules. In addition, it can detect pathologies that are difficult to be discovered by
inspecting individual events. For instance, the classification of pathologies and non-pathologies
characterized from memory-bound micro-benchmarks requires inspecting the combinations of
multiple hardware events such as cache or TLB hit/miss and the stalls of read/write buffers.
Separately inspecting these events would not achieve the same quality of the classification.
There are three possible ways to construct decision trees; first, Figure 4.6.(a) shows that we
can construct a single tree trained from all the time-slices measured from every micro-benchmark.
Each time-slice has one of the pathology labels described in Table 4.1. After training, this single
decision tree can classify every pathology label from the vectors of the key events of the time-
slices. In Figure 4.6.(a), when event e1 is greater than a threshold, α and event e2 is less than
or equal to β for a time-slice, the time-slice is classified as N Array L3. Second, Figure 4.6.(b)
shows that we can construct multiple decision trees, each of which is trained using time-slices from
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Figure 4.6: The Abstract View of the Decision Trees.
(a) One decision tree is trained from all the time-slices of every micro-benchmark. (b) Multiple
decision trees are trained from groups of time-slices. Each decision tree is designated to one
micro-benchmark. (c) Random forests consisting of decision trees are created from randomly
selected subsets of the key events. Each tree can classify all of the pathology labels using different
viewpoints of the pathology model.
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a separate micro-benchmark. Each trained tree can classify the pathology labels characterized from
specific micro-benchmarks. For instance, a decision tree trained from micro-benchmark FPU, can
classify two pathology labels, P FPU and N FPU. Third, Figure 4.6.(c) shows that we construct
random forests [65] consisting of various decision trees (random trees) constructed from randomly
selected subsets of hardware events. In our experiments, the size of those subsets is two thirds of
the key events. Each random tree is trained from all the time-slices, similarly to the tree shown in
Figure 4.6.(a), but with a different (randomly selected) subset of events from the key events. The
label classified by the most random trees is the classification result selected by the random forests.
This process is called voting. The voting ratio is the number of trees with classified labelthe number of random trees .
While the tree in Figure 4.6.(a) is simple and requires the least time to construct and identify the
pathologies from target applications, it may lose classification accuracy of a decision tree due to
having too many classes when combining all the training data. The trees in Figure 4.6.(b) are useful
for classifying multiple performance pathologies for a time-slice or a function-slice. However, the
trees cannot decide which pathology is dominant. In addition, training each tree by only one micro-
benchmark can lead to overfitting; it can fit the particularities of the training set, such as random
fluctuation due to small samples. ADP uses random forests in Figure 4.6.(c) that do not lose
classification accuracy as they are resistant to overfitting. This is because multiple random trees,
which are constructed from the randomly selected events can model the performance pathologies
from different viewpoints. In our experiments, we use 1,000 random trees, which yields consistent
classification results as well as sufficient randomness. The pathology selected by voting is the most
dominant behavior and is the most likely to be limited by the resource bottleneck characterized
by that particular pathology. Therefore, the voting ratio can be used as a confidence factor for
36
how strongly the respective patterns of hardware events are associated with a classified pathology
label. High voting ratio for a function means that the function is highly likely to be limited by the
corresponding resource bottleneck and possibly hints how easy the fix of a dominant pathology
results in performance improvement.
4.2 Classification Phase
ADP allows programmers to identify the types of the performance pathologies caused by specific
hardware resource bottlenecks and pinpoints their locations in the code. The procedures of the
classification phase are illustrated in Figure 4.7. In this phase, ADP:
1. Measures the same key events selected in the training phase during the execution of a target
application;
2. Splits and aggregates the measured key events from the target application execution into
function-slices; and
3. Uses the vectors of key events in the function slices to traverse the same decision trees
constructed in the training phase. This traversal classifies pathology labels at the leaf nodes
for the respective functions.
Similarly to the time window slicing in Section 4.1.3, ADP aggregates and normalizes the
key events by the code context of the function in which they were produced, which we term
function-slices. The function-slice aggregation considerably reduces the effort required to locate
the code responsible for the performance pathologies. We believe the function-slices reflect the
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Figure 4.7: The Pathology Classification Process against the Function-slices of a Target
Application.
average behaviors of their respective functions. As illustrated in Figure 4.8, a dominant (frequently
executed) performance pathology, if it exists, strongly affects the patterns of the events for a
period of significant time. The hardware events that are strongly correlated with a performance
pathology affect the aggregated events within the time-slices or the function-slices. Thus, there is
high probability that a dominant pathology makes noticeable event patterns and it can be identified
by ADP.
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A pathology is associated with a dominant resource bottleneck. It can be identified using the
fingerprints from micro-benchmarks.
ADP automatically classifies a performance pathology in a function-slice. Using the decision
trees, it classifies a pathology label whose fingerprints are similar to the patterns of key events
in the function-slices of target applications. The classification for a function-slice is determined
by traversing a path from the decision tree’s root node to one of the leaf nodes. The traversal
is comprised of a series of tests on the vectors of key events. The tests at non-leaf nodes are
determined by comparing these event counts with the thresholds selected in the training phase.
Since the leaf nodes have been assigned a pathology label, the respective function-slice is
classified as the label at the leaf node selected by the traversal. As ADP uses random forests, the
classification is chosen by voting from the random trees used in random forests. This voting ratio
of the pathology classification can provide a confidence factor showing how similar the hardware
event patterns of a function-slice are to those of a micro-benchmark with the same pathology
label. Once a function with a performance pathology label is identified, using the characterized
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information from the label, the programmer can adjust to the code to mitigate or to eliminate the
problem.
The classification phase uses the same key events selected in the training phase, because the
key event selection is based on the hardware resource bottlenecks characterized by the micro-
benchmarks. If a target application experiences a dominant resource bottleneck and that bottleneck
is fingerprinted by a micro-benchmark, ADP does not need to adjust the key events. This is because
the seemingly different behaviors of target applications are affected by the dominant resource
bottleneck and the affected patterns of hardware events can be identified by the fingerprints using
the key events related to the bottleneck.
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Chapter 5
Experimental Results
5.1 Experimental Setup
To evaluate the applicability of ADP on different generations of CPU architectures, experiments
were conducted on two environments: E1 and E2. E1 has one 3.4 Ghz quad-core Intel Core
i7 2600 CPU with 8MB L3 cache, 256KB L2 cache, and 8GB memory. E2 has two 2.4 Ghz
quad-core Intel Xeon E5620 CPUs, each with 12M L3 cache, 1M L2 cache, and 12GB memory.
We selected these two latest representative CPU generations of Intel architecture. They support
event multiplexing and have large number of events to monitor hardware resources. Applying ADP
to old generations might be irrelevant and uninteresting. Applying it to different vendors might
run into incompatibility issues without significant implementation efforts. For these reasons, our
experiments were conducted in E1 and E2.
We confined the execution of the single-thread applications of the SPEC CPU2006 benchmarks
to one core and ran them with the “ref” data sets. For executing PARSEC benchmarks, we used
their “native” data sets and used two different numbers of worker threads (dedicated to separate
cores); 1 and 8. We call these environments E2.1 and E2.8 when experimented in E2. The
hardware events of the applications’ user-level execution were measured using the kernel module
of Intel VTune Amplifier XE [7] in Linux 2.6.35. This measurement imposed almost no overhead
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for the execution time of applications (2.4% in E1 and 0.8% in E2). We used gcc and g++ to
compile the micro-benchmarks and applications with the “-O2” optimization. For simplicity, we
disabled the simultaneous multithreading (SMT) [69] [70] feature of CPU in both experimental
environments.
5.2 Training Phase
As described in Section 4.1.2, CFS [1] selected 41 events in E1 and 35 events in E2 as the key
events. The execution time for CFS was 219s in E2. As Multiplexing groups consisted of eight
events in E1 and four events in E2, six multiplexing groups were required to measure the 41
events in E1. Since we chose the transition threshold between the multiplexing groups as every
100M clock ticks, with the 3.4Ghz CPU clock frequency in E1, each multiplexing group was
measured for almost 29.4ms before being replaced by the next multiplexing group. To measure six
multiplexing groups, the duration of a time-slice must be approximately 176ms (375ms in E2).
We used 10 micro-benchmarks described in Table 4.1. In E1, the working set sizes of the
micro-benchmarks ranged from 128KB to 256KB for L2-resident data, from 4MB to 8MB for L3-
resident data, and from 128MB to 256MB for Memory-resident data. We selected these working
set sizes in order to sufficiently fill the respective caches or memory. By filling at least half of the
upper level cache/memory hierarchy, we can characterize a hardware resource bottleneck mostly
related to lower level cache misses. For instance, P Array L3 can model a resource bottleneck
related to lower level L2 cache misses by assessing sufficiently filled L3-resident data. The
profiling of the micro-benchmarks made up most of the training phase, which took approximately
2 hours.
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The only manual effort to be required was that of configuring the data set sizes for the memory-
bound micro-benchmarks, which were trivially derived from cache sizes. This profiling of micro-
benchmarks automatically accounts for most architectural differences. Therefore, the effort to
adjust micro-benchmarks for separate target system is not significant and the fingerprints of micro-
benchmarks automatically account for most architectural differences. We observed the average
differences in execution time between pathologies and non-pathologies were a factor of 4.6 for
memory-bound micro-benchmarks and a factor of 6.1 for CPU-bound micro-benchmarks.
5.3 Cross-validation of Decision Trees
We performed 10-fold cross-validation to estimate the classification accuracy of the decision trees
constructed in the training phase. Cross-validation is a broadly accepted technique used to estimate
the classification accuracy of decision trees. It can evaluate the accuracy at which the decision trees
classify the time-slices from the micro-benchmarks as the pathology labels.
We randomly divided the measured time-slices from the micro-benchmarks into ten sets. Then,
nine of the sets were used as training sets for the decision trees. The last one was used as the test set
for the decision trees. The vectors of the hardware events from a time-slice were used for traversing
the decision trees. While the behaviors in the time-slices of the same label were homogeneous,
variances existed in the hardware event counts of those time-slices due to sampling noise, OS
intervention, out-of-order execution, different levels of cache or TLB interactions, and hardware
assists. Using cross-validation, we assessed the accuracy of the classifications of ADP and whether
these classifications were robust to the variances of the measured hardware event counts.
Table 5.1 shows the 10-fold cross-validation accuracy of the decision trees trained from the
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micro-benchmarks. It describes the number of correctly and incorrectly classified time-slices (CC
and IC) and classification accuracy of different decision tree algorithms on the classification
results. We compared two decision tree algorithms, CART [64] and C4.5 [63] with random
forests [65]. While this result shows comparably high accuracies from the decision tree algorithms,
the incorrect classifications of the random forest are slightly lower. This result shows the time-
slices of micro-benchmarks have identifiable patterns of hardware events and the decision tree
algorithms can correctly classify them.
Algorithm
E1 E2
Accuracy (%) CC IC Accuracy (%) CC IC
CART [64] 99.84 11678 19 99.85 6176 9
C4.5 [63] 99.92 11588 9 99.87 6177 8
Random forests [65] 99.97 11594 3 99.97 6183 2
Table 5.1: The 10-fold Cross Validation Accuracy of Decision Trees for Micro-benchmarks.
We denote CC as being the number of correctly classified time-slices, IC as being the number of
incorrectly classified time-slices, and the accuracy as being CC
CC+IC
.
Figure 5.1 shows an example of constructed decision tree using C4.5 [63]. While we use
random forests consisting of 1,000 random trees, each random tree will be similar to this example.
In order to create this simplified example, the labels are merged from the three memory-bound
micro-benchmarks in Table 4.1. For instance, P Array M, P LList M, P Pointer M are
merged into P M. The next section will show the classification of target applications using the
trained random forests, which have a greater number of labels and trees.
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Figure 5.1: The Decision Tree Example for Memory-bound Pathologies.
The ellipses represent the non-leaf nodes that have one of the hardware events to test. The
lines represent the branches that include the comparison rule with the splitting value. The gray
rectangles represent the leaf nodes that have one of the class labels.
5.4 Performance Pathology Classification
If the specific pathology of each function-slice from a target application was known, we could
have directly computed the classification error of the decision trees. However, we could not
find a broadly acknowledged set of applications that included classified performance pathologies
on the function-level. Even if we succeeded in finding a broadly accepted set of applications
with labeled classified performance pathologies, the classified pathologies might have different
characteristics when executed in our experiments. This is the case because the classified
performance pathologies are strongly dependent on the experimental environments that affect the
patterns of hardware resource bottlenecks. Thus, the performance pathologies might differ from
the defined performance pathologies at the code-level. Since we could not directly calculate the
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classification accuracy of the decision trees during the classification phase, we searched for an
indirect mechanism for analyzing the correctness of the classified labels.
We first considered the Student’s t-test in order to compare the distribution of the hardware
events between the micro-benchmarks and the target applications. We considered the Student
t-test for the average Instruction Per Cycles (IPC) of the time-slices from each pathology label
represented in the micro-benchmarks and the average IPC of the function-slices from target
applications classified with a corresponding label. However, this statistical validation of IPC
could result in coincidental matching. One event or one derived event may not represent all of the
performance characteristics. We observed that time-slices or function-slices with similar IPC could
have different dominant pathologies and could exhibit completely different patterns of hardware
events.
In addition, we considered applying linear regression to important values, such as IPC or stall
cycles of stages in the pipeline of CPU. This linear regression analysis could show whether our
classified time-slices exhibit consistent patterns of PMU events in them. When the correlation
coefficient of the linear regression is close to one or the root mean square error is low, the classified
function-slices from the test applications can be considered to exhibit consistent patterns of the
PMU events. We applied linear regression on the IPC at each group of the function-slices sharing
the same label; we selected top hotspot functions that executed at least 1% of the instructions out of
the entire execution. We calculated a weighted average of the correlation coefficients, and weighed
them according to the quantity of slices sharing a label.
We observed that the average of the correlation coefficient from the groups was similar to
that of the base result. Although the base case had higher correlation coefficients, this was to be
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expected, given that linear regression was performed on several smaller groups. In some cases,
the average of the correlation coefficients from the classified groups were slightly closer to 1 than
the base. This means that the classified groups exhibited consistent patterns of the events, and
thus each group had better correlation coefficients than the base group. Although this observation
only provides indirect evidence against the correctness of the ADP classification, we believe that
the random forests successfully identify separate and consistent patterns in these labeled groups of
function-slices.
Instead of these evaluation considerations, we need comparisons of the patterns of multiple
hardware events between the training set and the test set. For this purpose, we first evaluated
whether the classified pathologies could be used to classify the applications as CPU-bound or
memory-bound. Previous research [71] classified the types of bounds of the applications in SPEC
CPU2006. Using the constructed random forests, we classified whether the SPEC CPU2006
applications were CPU or memory bound from the labels of the function-slices and evaluated
their classification accuracy in Section 5.5. In Section 5.6, we evaluate the classified performance
pathologies of the function-slices from PARSEC by analyzing the functions and conducting case
studies regarding performance improvement. As regards these classifications, ADP used random
forests consisting of 1,000 random trees, whose training time is 128.2s. Using the random forests,
it required ADP 3.2s to classify all of the 19 SPEC CPU2006 applications.
5.5 Classification Results of SPEC CPU2006
We evaluated the ability of the random forests to determine whether the SPEC CPU2006
applications were CPU-bound or memory-bound. Our micro-benchmarks have bottlenecks either
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in the memory (resources related to the memory subsystem) or CPU (other core resources such
as the ALU). Our intuition is that an application is memory-bound if the majority of the hotspot
functions (functions contributing the most to the total runtime) of the application are classified
as labels from memory-bound micro-benchmarks. We think that these automated classification
results provide indirect evidence regarding the classified pathologies.
Table 5.2 describes some of the SPEC CPU2006 applications and their top 3 hotspot functions
as well as their pathology labels and voting ratio. In order to classify whether the applications
were memory or CPU bound, we computed a weighted sum for each bound, and weighted them
using application coverage. As regards this classification, all of the labels with working set size
suffixes were considered to be memory-bound regardless of whether they were pathological or non-
pathological. For instance, bzip2 was identified as CPU-bound because more hotspot functions
were identified as CPU-bound. ADP correctly classified the bound type from 18 applications in
E1 and 17 in E2 out of the 19 SPEC CPU2006 applications that we used (92.1% classification
accuracy).
Norm L3Mis and Norm BranchMis 1 represent normalized penalties in clock cycles from L3
cache misses and from branch mispredictions. They are weighted using their respective stall cycles
and normalized using clock cycles. In E2, an L3 cache miss results in approximately 100 cycles
of stalls and a branch mis-prediction results in approximately 15 cycles of stalls. By weighting the
normalized event counts using these factors, they show the fraction of the time that the pipeline
is spent stalling from these events. Given that the fingerprints of ADP contain every key event,
analyzing only a subset of hardware events can distort the meaning of the results. However, the
1ADP did not use these manually created metrics about approximated penalties, instead it used measured hardware
events.
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stalls from both events provide rough confirmation concerning the pathology labels. More of the
results of SPEC CPU2006 appear in Table 5.2 in the Appendix.
For example, the BZ2 compressBlock function of bzip2 was identified as P BrMis in
both environments. This function exhibited heavy branch mispredictions. We found that this
function included many if statements about the state of the block being compressed. The top 3
hotspot functions of mcf were mostly classified as P Array M and P LList L3. These functions
contained inefficient accesses on memory-bound and L3-bound working sets respectively. mcf
was classified as memory-bound because its hotspot functions were classified as memory-bound.
We observed that these functions included many memory reads and writes within for loops. We
think N FPU label of primal bea mpp in E1 was a misclassification due to its frequent memory
accesses. The do play move of gobmk was classified as P BrMis. We observed that this
function utilized many logic statements in order to compute the next move for the game Go.
Although soplex was classified as memory-bound in E1, it was classified as CPU-bound in E2.
We suspect that this classification was due to either large cache sizes in E2 or the insufficient
coverage of the hotspot functions of soplex.
We observed increased confidence in the pathology labels of hotspot functions when the voting
ratio of random forests was higher. This is the case because infrequently executed functions cannot
collect sufficient hardware events, and the ratios between the events deviate more. Furthermore,
a high voting ratio means that the decision trees strong confidence on the pathology classification
results from separate viewpoints of the hardware events. Those pathologies almost never changed
when we selected key event subsets with different random seeds. Instead, the labels with low
voting ratios sometimes changed to similar pathologies, e.g., the BZ2 compressBlock function
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Name Env. Functions
Cov.
(%)
Pathologies Ratio
Norm-
Branch-
Mis
Norm-
L3-
Mis
Mem.
/CPU
Y
/
N
bzip2
E1
BZ2 blockSort
mainGtU
BZ2 compress-
Block
65.4
N Div
N Div
P BrMis
0.87
0.72
0.56
0.268
0.211
0.147
0.014
0.003
0.006
CPU Y
E2
mainGtU
mainSort
BZ2 compress-
Block
64.4
N Array L2
P BrMis
P BrMis
0.19
0.31
0.31
0.119
0.243
0.132
0.000
0.000
0.000
CPU Y
mcf
E1
primal bea mpp
replace weaker arc
refresh potential
76.9
N FPU
P Array M
P LList L3
0.71
0.44
0.43
0.001
0.000
0.000
1.270
1.305
0.640
Mem. Y
E2
primal bea mpp
replace weaker arc
refresh potential
75.7
P Array M
P Array M
P LList L3
0.30
0.48
0.73
0.064
0.008
0.035
0.282
0.866
1.604
Mem. Y
gobmk
E1
do play move
dfa matchpat loop
fastlib
21.2
P BrMis
N LList M
P BrMis
0.81
0.76
0.87
0.367
0.164
0.369
0.001
0.019
0.001
CPU Y
E2
do play move
fastlib
do dfa matchpat
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P BrMis
P BrMis
P Array L3
0.62
0.76
0.32
0.346
0.353
0.142
0.001
0.001
0.009
CPU Y
soplex
E1
entered4X
setup
assign2productFull
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P Array L3
N Div
P Pointer L2
0.32
0.32
0.41
0.111
0.264
0.037
0.510
0.008
1.016
Mem. Y
E2
entered4X
setup
assign2productFull
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N ITLB
N ITLB
P Pointer L2
0.22
0.46
0.52
0.1001
0.225
0.044
0.459
0.011
0.792
CPU N
Table 5.2: The Classification of SPEC CPU2006 Pathology Labels and the Accuracy of Memory-
bound and CPU-bound Labels.
Env. is the experimental environment. Functions are the top 3 hotspot functions (most instructions
are executed in descending order). Cov. is the total coverage of these functions among the
entire execution in terms of retired instructions. Pathologies are the classified results. Ratio
is the voting ratio of the random forests for that particular pathology. Mem./CPU is whether
the application is classified as memory-bound or CPU-bound. Y / N is the correctness of the
classification. Norm BranchMis is the approximated penalty due to branch misprediction in cycles:
20 × BR MISP RETIRED.ALL BRANCHES ÷ CPU CLK UNHALTED.THREAD (CLK) in
E1 and 15× BR MISP EXEC.ANY÷ CLK in E2. Norm L3Mis is the approximated penalty due
to L3 cache miss in cycles: 180 × MEM LOAD UOPS MISC RETIRED.LLC MISS ÷ CLK in
E1 and 100 ×MEM LOAD RETIRED.LLC MISS ÷ CLK in E2.
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of bzip2. This is the case because infrequently executed functions cannot trigger sufficient
hardware events to fingerprint consistent patterns, and the ratios between their measured events
deviate more. We suspect that some functions were classified with low voting ratios, either because
they either did not exhibit a dominant resource bottleneck or because they exhibited patterns of
hardware events different than those of micro-benchmarks. Rather than set a threshold for the
voting ratio, we simply have less confidence in the classified labels with low voting ratios.
5.6 Classification Results of PARSEC and Performance
Improvement Case Studies
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Figure 5.2: The Speedup of PARSEC Applications after Performance Optimization with ADP-
directed Tuning Process in E2.
Verifying ADP’s ability to find performance issues in real code examples involved using the
classified pathology labels of PARSEC benchmarks to improve performance. After profiling the
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applications of PARSEC, ADP produced a list of their hotspot functions and labeled each with its
predominant pathology (or lack of a pathology). Each hotspot function labeled with a pathology
was examined in order to determine the causes. We selected the subset that had pathology labels
that were easy for us to resolve.
In canneal, fluidanimate, and streamcluster, there were hotspot functions with both high
coverage as well as high voting ratios that were labeled as exhibiting a pathological behavior.
We had no prior experience with these applications, however, in each of their hotspot functions,
we were able to use the labeled pathology to modify the code to significantly reduce the runtime
of the applications. These case studies are our samples of how ADP can be used to fix a pathology.
Figure 5.2 shows the speedup that this process obtained relative to the original PARSEC code. The
speedup is defined as:
Speedup =
The Runtime of Unmodified Version
The Runtime of Modified Version
(5.1)
On both single- and multi-threaded execution in E2, our targeted performance tuning yielded
from 1.15x to 2.91x speedup. The remainder of this section describes the specific issues detected
by ADP, the performance issues uncovered by our analysis, and our resolutions of these issues
accompanied by ADP analysis of the performance-improved workloads.
We classified entire PARSEC applications using ADP. ADP classifies the pathologies in the
function-slices for each PARSEC application by traversing the decision trees. This traversal
assigns a pathology label and voting ratio to each function-slice. Each function-slice has the
measured clockticks that can show the portion of the execution time. It is easy to focus on only the
hotspot functions that spend the most execution time. The intuition is that focusing on the hotspot
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Func-
tion
Env. Ratio Pathologies
CPU
Time(s)
Inst
Branch-
Mis
L3Mis
Norm -
Branch-
Mis
Norm-
L3-
Mis
netlist
E2.1 0.19 P LList L3 34.15 1.03×1010 2.79×108 2.19×108 0.051 0.536
E2.1
(M)
0.42 P Array M 1.62 1.56×109 4.18×106 1.98×107 0.016 0.746
E2.8 0.20 P LList L3 34.11 1.01×1010 2.85×108 2.23×108 0.051 0.544
E2.8
(M)
0.49 P Array M 1.58 1.61×109 4.40×106 1.29×107 0.017 0.680
Table 5.3: The Pathology Classification of Canneal.
Env. is the experimental environment. E2.1 executes the PARSEC applications with a
single worker thread and E2.8 uses 8 worker threads. (M) represents our modifications.
Functions are the hotspot functions used for performance optimization. Ratio is the voting
ratio from random forests. CPU Time is the sum of CPU time (CPU clock cycles
÷ clock rate) in each executed core in seconds (s): CPU CLK UNHALTED.THREAD
÷ (2.4×109). Inst is the sum of retired (executed) instructions: INST RETIRED.ANY.
BranchMis is the number of mispredicted branch instructions: BR MISP EXEC.ANY. L3Mis
is the number of L3 cache misses: MEM LOAD RETIRED.LLC MISS. Norm BranchMis
is the approximated penalty due to branch misprediction in clock cycles: 15 ×
BR MISP EXEC.ANY ÷ CPU CLK UNHALTED.THREAD. Norm L3Mis is the approximated
penalty due to L3 cache miss in clock cycles: 100 × MEM LOAD RETIRED.LLC MISS ÷
CPU CLK UNHALTED.THREAD.
functions offers more opportunities for improving performance. Given that the hotspot functions
are most time-consuming functions, successful optimization can significantly reduce the overall
execution time. Furthermore, the reason why they become most time-consuming functions is that
either they are frequently executed or they experience resource bottlenecks. Therefore, they offer
more chances for us to determine a possible optimization.
We select three applications that share pathology labels of the hotspot functions that were easy
for us to fix. These case studies are our samples of how ADP can be used to solve a pathology.
They do not involve any modifications of our micro-benchmarks, which are rather based on the
hardware resources. Furthermore, we did not investigate how other PARSEC applications might
eventually be improved. We executed the PARSEC applications with one worker thread and with
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8 worker threads in E2. These environments are denoted by E2.1 and E2.8 respectively. Full
results of PARSEC are shown in Table A.1 in Appendix.
Canneal
Figure 5.3: The Unmodified ‘create elem if necessary’ Function of Canneal.
The canneal benchmark is a cache-aware simulated annealing that is used to minimize the
routing cost of a chip design. Table 5.3 shows the classified pathologies and the representative
hardware events of the canneal benchmark. The function-slice for the netlist function of
the canneal benchmark was classified as P LList L3 in both E2.1 and E2.8. This label
fingerprints inefficient accesses on L3 resident data with a data structure that is similar to a linked
list, which implies that this function has a similar resource bottleneck.
Our investigation discovered that these functions were shown to exhibit the pathologies
associated with inefficient pointer accesses. While the execution is looping, the netlist function
calls the create elem if necessary function. When canneal reads data elements from the
input data set, it called the function create elem if necessary that searched a map for an
element sharing the same name. If no element existed, it would create a new element and add
54
Figure 5.4: The Modified ‘create elem if necessary’ Function of Canneal.
that element’s name to the map. It called the create elem if necessary function for every
element in the input data set. Figure 5.3 shows the create elem if necessary function
repeatedly searching a hash-map (tree-like structure, elem names) for elements to check the
necessity of creating these elements. This check involves frequent pointer comparisons and heavy
cache misses.
Given that the elements in this map have unique names, we were able to store them in a array
that was sorted alphabetically by their names. Figure 5.4 shows that we changed the map structure
( elem names) to an array ( elem array), which was accessed by an index calculated using
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the element names. Our modifications of the netlist function reduced the CPU time by 95.4%
and reduced the L3Mis count by 94.2% in E2.8. In addition, the usage of the array structure
simplified the element search and resulted in a 1.84x speedup of the canneal benchmark in E2.8
(74.9s improved to 40.6s). Interestingly, the identified labels of the modified netlist function
became P Array M, and had a higher Ratio.
The modified netlist function created a larger array than the unmodified version, and this leads
us to think that this classification is reasonable. In the unmodified netlist function, the inefficient
accesses to the map structure share some degrees of similarity with the inefficient accesses to a
linked list. However, the dissimilarity between the map and linked list structures resulted in a
low Ratio, around 0.2. The usage of the array structure in the modified netlist function was more
directly associated with the P Array M pathology, and it had a higher ratio that resulted from
similar patterns of hardware events.
Fluidanimate
The fluidanimate benchmark was noted to exhibit bad branch prediction. The function-slices for
the ComputeDensitiesMT function and the ComputeForcesMT function were classified
as P BrMis in both E2.1 and E2.8. In other words, ADP identifies branch misprediction
as the dominant resource bottleneck in these functions. We verified that they exhibited heavy
branch mispredictions that resulted from the pointer comparison of innermost nested loops. The
aforementioned functions iterate through a set of memory cells containing particles, and perform
operations on pairs of these particles. These pairs consist of one particle from the current cell,
and one particle from a neighboring cell. When the neighboring cell becomes the current cell,
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these operations are redundantly performed in reverse. In order to prevent redundant operations,
these functions compare the pointers with the particles, and only perform the operations when the
pointer to the neighboring cells particle is less than that of the current cell. Figure 5.5 shows that the
end condition for the pointer comparison (if(&neigh.p[iparNeigh] < &cell.p[j]))
is checked too frequently, and is responsible for excessive branch misprediction.
A reasonable direction to make is to improve the iteration logic of the function. Since the
particles are stored in contiguous blocks of memory, the pointer comparison can be performed
much less frequently by adding non-pointer index comparison. If this modification reduces branch
mispredictions that constitute the major resource bottleneck then, it will improve performance.
As shown in Figure 5.6, we added an ‘if’ statement (if(indexNeigh < index)) before the
pointer comparison. Given that the index comparison is more predictable, this change was able
to reduce the branch mispredictions from the pointer comparison. In addition, this modification
resulted in a moving conditional statement outside from innermost nested for loops, which
reduced the number of unnecessary conditional statements. While This modification does not
depend on a specific CPU’s branch predictor implementation, it exhibited significant performance
improvement.
Since the ComputeForcesMT function is similarly implemented to the ComputeDensitiesMT
function, we were able to modify the ComputeForcesMT function utilizing the similar
optimization approach shown in the previous paragraph. Optimizing the iteration logics in
both functions of the fluidanimate benchmark resulted in 1.32x speedup (71.3s over 53.9s) in
E2.8. The Table 5.4 shows the results of the fluidanimate benchmark. Both modified functions
remained branch misprediction bound, which were classified as P BrMis. However, they showed
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Figure 5.5: The Code Excerpt from the Unmodified ‘ComputeDensitiesMT’ Function of
Fluidanimate.
Figure 5.6: The Code Excerpt from the Modified ‘ComputeDensitiesMT’ Function of
Fluidanimate.
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Func-tions Env. Ratio Pathologies
CPU
Time(s)
Inst
Branch-
Mis
L3Mis
Norm -
Branch-
Mis
Norm-
L3-
Mis
Compute-
ForcesMT
E2.1 0.33 P BrMis 258.22 1.01×1012 7.44×109 6.73×107 0.176 0.032
E2.1
(M)
0.31 P BrMis 174.35 7.13×1011 3.52×109 9.5×107 0.126 0.045
E2.8 0.32 P BrMis 262.04 1.03×1012 7.72×109 9.08×107 0.184 0.030
E2.8
(M)
0.33 P BrMis 181.64 7.28×1011 4.05×109 1.22×108 0.139 0.056
Compute-
DensitiesMT
E2.1 0.27 P BrMis 177.91 7.63×1011 4.00×109 4.97×107 0.136 0.038
E2.1
(M)
0.30 P BrMis 124.22 5.52×1011 2.69×109 6.22×107 0.136 0.042
E2.8 0.31 P BrMis 183.32 7.71×1011 4.42×109 5.85×107 0.149 0.026
E2.8
(M)
0.34 P BrMis 130.95 5.57×1011 3.16×109 7.56×107 0.151 0.048
Table 5.4: The Pathology Classification of Fluidanimate.
Env. is the experimental environment. E2.1 executes the PARSEC applications with a
single worker thread and E2.8 uses 8 worker threads. (M) represents our modifications.
Functions are the hotspot functions used for performance optimization. Ratio is the voting
ratio from random forests. CPU Time is the sum of CPU time (CPU clock cycles
÷ clock rate) in each executed core in seconds (s): CPU CLK UNHALTED.THREAD
÷ (2.4×109). Inst is the sum of retired (executed) instructions: INST RETIRED.ANY.
BranchMis is the number of mispredicted branch instructions: BR MISP EXEC.ANY. L3Mis
is the number of L3 cache misses: MEM LOAD RETIRED.LLC MISS. Norm BranchMis
is the approximated penalty due to branch misprediction in clock cycles: 15 ×
BR MISP EXEC.ANY ÷ CPU CLK UNHALTED.THREAD. Norm L3Mis is the approximated
penalty due to L3 cache miss in clock cycles: 100 × MEM LOAD RETIRED.LLC MISS ÷
CPU CLK UNHALTED.THREAD.
a reduction in the BranchMis count, by 47.5% and 28.5% respectively. Their CPU times were
also reduced by 30.7% and 28.7%. Although the L3Mis count was increased by around 30%
in both functions, this did not degrade performance, which helped confirm that heavy branch
misprediction was still the dominant pathology.
Manual inspection of the counts of the BranchMis could likely detect branch misprediction
pathologies. However, this process would require considerable time and effort in order to find a
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representative event for every architecture as well as a good threshold for each event with which to
judge the pathology. Even if this manual effort is successful, it would also be difficult to determine
whether branch misprediction is the dominant hardware bottleneck. ADP automatically performs
this task and determines which pathology arises from the dominant resource bottleneck.
Streamcluster
The streamcluster benchmark implements the parallel version of the k-means clustering algo-
rithm [72]. ADP classified the hotspot function, dist as P LList L3. Our investigation
revealed the behavior of inefficient pointer accesses from the dist function. Figure 5.7 shows
that, within a loop with the size of dimension, the dist function computes the Euclidean distance
between vectors consisting of four floating point values. However, this computation exhibited the
performance inefficiencies that resulted from frequent pointer accesses and computation among
the pointers. Figure 5.8 shows our optimization of this function through a combination of loop
unrolling, prefetching, and Single Instruction Multiple Data (SIMD) operations. Four floating
point values were stored and computed as a vector struct. SIMD operations directory computed
Euclidean distance from the vector struct. The loop unrolling and prefetching were used to reduce
unnecessary cache misses. This modification achieved 1.73x speedup (133.1s over 77.1s) in E2.8.
Table 5.5 shows the results of the streamcluster benchmark. In the modified dist function, the
L3Mis count was reduced by 94.2% and CPU Time was reduced by 78.4% although the BranchMis
count was increased by 33.2%. This optimization reduced the overall runtime, and the L3Mis
count of the dist function, the Norm L3Mis was increased. This increase of Norm L3Mis is
reasonable given that the vectorized SIMD instructions increase memory pressure by requiring
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Figure 5.7: The Unmodified ‘dist’ Function of Streamcluster.
Figure 5.8: The Modified ‘dist’ Function of Streamcluster.
higher memory bandwidth during a reduced runtime. In addition, the increase of Norm L3Mis
is a likely explanation for the increased Ratio. Another possible cause of this Ratio increase
might be the lack of micro-benchmarks that fingerprint pathologies that did not utilize or poorly
utilize SIMD operations in our current set of micro-benchmarks. While further investigation
might be necessary for the modified dist, this case supports the notion that there is difficulty in
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Func-
tion
Env. Ratio Pathologies
CPU
Time
(s)
Inst
Branch-
Mis
L3Mis
Norm-
Branch-
Mis
Norm-
L3Mis
dist
E2.1 0.28 P LList L3 957.41 9.97×1011 2.46×108 1.83×109 0.002 0.159
E2.1
(M)
0.39 P LList L3 174.35 7.13×1011 3.52×109 9.50×107 0.004 0.398
E2.8 0.23 P LList L3 842.73 9.96×1011 3.04×108 2.10×109 0.002 0.207
E2.8
(M)
0.61 P LList L3 181.64 7.28×1011 4.05×109 1.22×108 0.004 0.314
Table 5.5: The Pathology Classification of Streamcluster.
Env. is the experimental environment. E2.1 executes the PARSEC applications with a
single worker thread and E2.8 uses 8 worker threads. (M) represents our modifications.
Functions are the hotspot functions used for performance optimization. Ratio is the voting
ratio from random forests. CPU Time is the sum of CPU time (CPU clock cycles
÷ clock rate) in each executed core in seconds (s): CPU CLK UNHALTED.THREAD
÷ (2.4×109). Inst is the sum of retired (executed) instructions: INST RETIRED.ANY.
BranchMis is the number of mispredicted branch instructions: BR MISP EXEC.ANY. L3Mis
is the number of L3 cache misses: MEM LOAD RETIRED.LLC MISS. Norm BranchMis
is the approximated penalty due to branch misprediction in clock cycles: 15 ×
BR MISP EXEC.ANY ÷ CPU CLK UNHALTED.THREAD. Norm L3Mis is the approximated
penalty due to L3 cache misses in clock cycles: 100 × MEM LOAD RETIRED.LLC MISS ÷
CPU CLK UNHALTED.THREAD.
attempting to determine whether there exists much room for additional performance improvement
by inspecting only a single hardware event. Inspecting Norm L3Mis might lead to unsuccessful
attempts at tuning the already highly tuned dist function.
Bottleneck Metrics
Table 5.6 shows the classification results and bottleneck metrics for PARSEC. The hardware
events were measured from E2.1. These results include top two hotspot functions if two hotspot
functions exist; streamcluster and x264 have only one. Five representative bottleneck metrics and
their thresholds were selected from the Intel tuning tool, VTune Amplifier XE [7]. Each metric
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represents a normalized penalty from a hardware resource bottleneck or from the combination of
multiple bottlenecks. The tuning tool provides the calculated metric values and the visualization
regarding whether the metrics exceed the selected threshold values, i.e., whether the bottlenecks
are severe. The caption of the table describes the details of the bottleneck metrics. The cells of
the bottleneck metrics in Table 5.6 are filled with cyan color. This section will show whether
the classified pathology labels are closely related to the hardware resource bottlenecks. We will
compare the classification results of ADP with the bottleneck metrics from the propriety tuning
tool.
The two hotspot functions, the InsideError function and the EdgeError function
from bodytrack were classified as non-pathological labels. While ‘Norm Retired Stall’ and
‘Norm Exec Stall’ exceeded the thresholds, our analysis confirmed these stalls were not severe.
Most of the hotspot functions from PARSEC showed these two bottlenecks are above thresholds,
which suggested that the threshold might be too small to differentiate severe bottlenecks from non-
severe ones. Similarly, the HJM SimPath Forward Blocking function from swaptions was
classified as a non-pathological label. While this function might have a few branch mispredictions,
it was not sufficiently severe to cause ‘Norm Inst Starvation’ due to the mispredictions. The
lintran gen function and the affine gen function from vips were classified as being non-
pathological labels. These results were closely related to the results of the bottleneck metrics
because none of the metrics exceeded the thresholds.
The netlist elem::swap cost function and the annealer thread::Run function from
canneal were classified as P Pointer M. These functions showed the high penalty from
‘Norm Retired Stall’ and ‘Norm Exec Stall,’ therefore the pathology classification was
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compatible with the metrics. The netlist elem::swap cost shows the high penalty
from ‘Norm L3Mis’, which matched the M suffix. The annealer thread::Run function
shows a very low penalty from ‘Norm L3Mis,’ which did not match the M suffix well. This might
be the cause of the low voting ratio of the annealer thread::Run function.
The deflate slow function from dedup was classified as P Array L3. While this function
experienced bottlenecks in ‘Norm Retired Stall’ and ‘Norm Exec Stall’, it also experienced
bottlenecks from branch mispredictions and ‘Norm Inst Starvation’. We expect that if this
dominant bottleneck is fixed, the second bottleneck of branch mispredictions could appear after
the fix.
The Add Force Differential function and the Update Position Based State Helper
function from facesim and the TraverseBVH with StandardMesh function from raytrace
were classified as P SB. These functions showed the high penalty from ‘Norm L3Mis,’
‘Norm Retired Stall,’ and ‘Norm Exec Stall,’ which are compatible with the store buffer related
bottlenecks.
The dist function from streamcluster was classified as P LList L3. This result was com-
patible with the high penalty from ‘Norm L3Mis,’ ‘Norm Retired Stall,’ and ‘Norm Exec Stall.’
However, the high penalty from ‘Norm L3Mis’ was not compatible with the suffix L3 from the
classified result. The suffix of M would be a better classification in this case, because the high
penalty from ‘Norm L3Mis’ was measured.
The build tree function from dedup, the ComputeForcesMT function and the
ComputeDensitiesMT function from fluidanimate, the FPArray scan2 DB function and
the FP tree::insert function from freqmine were classified as P BrMis. These functions
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showed the high penalty from ‘Norm BranchMis,’ which were compatible with the classified
result, P BrMis.
The Context::renderFrame function from raytrace was classified as P FPU and this
result was compatible with the high penalty from ‘Norm Retired Stall’ and ‘Norm Exec Stall’.
The x264 function from x264 benchmark was classified as N FPU. This function showed a
relatively high penalty from the five bottleneck metrics, ‘Norm BranchMis,’ ‘Norm L3Mis,’
‘Norm Retired Stall,’ ‘Norm Exec Stall,’ and ‘Norm Inst Starvation.’ We believe that this
function did not have a dominant resource bottleneck, which resulted in multiple non-severe
resource bottlenecks. On the other hand, the CumNormalInv function from swaptions was
classified as N FPU. We think that this result might be a false negative case due to the high penalty
from ‘Norm BranchMis’. P Brmis might be a better classification in this case.
The classification of ADP is based on the fingerprints from the combinations of selected key
events. However, ADP cannot compute the exact penalty metrics of resource bottlenecks as
does propriety tuning tool. Despite this limitation, the automated classification results showed
promising classification results with small numbers of numbers of false positives and false
negatives. Furthermore, ADP provides user-friendly information that can reduce the amount of
time consumed interpreting bottleneck metrics.
Despite the fact that our experiments run on x86 architecture, our mechanisms are applicable
to any architecture that exposes sufficient hardware events. This is the case because our
automated mechanism does not require explicit information such as written descriptions of the
hardware events CFS effectively selects a meaningful subset of events that are highly correlated
with performance pathologies without interpreting the specific hardware events, and decision
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trees classify performance pathologies that reside in applications. Therefore, ADP can operate
regardless of whether or not there is poor documentation, poor validation, and a lack of
standardization of hardware events.
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Chapter 6
Discussion
6.1 Lessons Learned
It would be difficult for ADP to classify pathologies of the applications if many of the functions
were to be executed in a short period of time and were transited frequently. Table 6.1 shows the
pathology classification result from a well-known web browser, firefox [73]. In this experiment,
we used an iMacros [74] plugin for automated testing. When using the plugin, we automated ten
general execution routines such as opening a web page, downloading a file, and executing a java
script. The number of functions (3016) collected from this automated execution is too large for
ADP to analyze meaningful result. Frequent transitions among the functions result in intolerable
sampling noises. This is the case because the characteristics of the web browser require multiple
interactions among its components. Table 6.1 shows the hotspot function with the most coverage
is represented as ‘Unknown.’ This means that 56.52 % of the executions were measured without
code context due to sampling noises that were resulted from the frequent transitions among the
functions. Even the measurable top hotspot functions consisted of less than 3 % of the executions.
Due to these difficulties, we were unable to find an appropriate function that could improve
the performance of the firefox browser. ADP is more suitable for classifying the pathologies
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of applications that have a small number of dominant hot spot functions, which allows for the
measurement of sufficient and meaningful hardware events without excessive sampling noises.
Function Module Coverage (%) Pathologies
Unknown Unknown 56.52 Not Applicable
libc-2.13.so libc-2.13.so 2.95 N Div
JSObject::init libxul.so 2.68 N BrMis
js::gc::Cell::isMarked libxul.so 2.02 N Div
js::gc::FreeSpan::checkSpan libxul.so 1.91 N ITLB
Table 6.1: The Pathology Classification of Firefox.
Function is the hotspot function of Firefox. Module is the executable name of the function.
Coverage is the total coverage of these functions among the entire execution in terms of retired
instructions. Pathologies are the classified results.
The optimizations of PARSEC case studies in Figure 5.2 were also applied to E1 and revealed
similar performance improvements although E1 and E2 were in different generations of CPU
architectures. Portability and optimization are orthogonal issues, but ADP does not limit the
portability of applications. This is shown in case studies of PARSEC as the optimizations are
applicable to both experimental environments. The pathology can be portable if the corresponding
resource bottleneck is similar in different CPU architectures, e.g., cache misses will create similar
patterns with our micro-benchmarks, Array, LList, and Pointer.
These results show that ADP can identify a pathology involving interactions and contentions
between hardware resources in a multi-threaded application. While it would require further
experimentation, we believe that our mechanisms can be applied to the execution of multiple
(possibly heterogeneous) co-located applications. While colocation will result in a greater number
of patterns, we believe that ADP can detect a pathology from co-located multiple applications. This
is the case because ADP has already shown reasonable successes in multi-threaded applications in
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the PARSEC. In addition, the current implementation of ADP can separately measure co-located
applications. The classification of their pathologies would not require modification of the trained
decision trees because they are based on the hardware resource bottlenecks characterized by the
micro-benchmarks.
The current implementation of ADP can reveal multiple pathology labels ranked by the number
of votes from the random forests. If a user cannot find useful information from the first ranked
pathology label, the user can move on to the second- or the third-ranked pathology label. Multiple
bottlenecks can usually found by examining these ranked labels with using different numbers of
votes. If there exist two resource bottlenecks, resolving a primary bottleneck gets resolved after
the optimization process, and a secondary bottleneck may become evident. Analyzing multiple
pathology labels would help in this case. However, we believe that the current implementation of
ADP, which identifies a dominant resource bottleneck, makes it simple and easy for the average
users to fix identified performance pathologies.
We focused on function-slices because it is easy for us to find code location for possible
optimization with the classified labels. On the contrary, time-slices in target applications
can provide different viewpoints such as the different phases of applications. We conducted
experiments using ADP to classify the time-slices of the target applications. There were groups of
time-slices in fluidanimate that were consecutively classified as P BranchMis; 3234 out of 6117
the time-slices were classified as P BranchMis. These time slices were mostly measured in the
context of the functions ComputeDensitiesMT and ComputeForcesMT.
In addition, many time-slices of canneal were classified as either P Pointer M or
P LList M. These classification results of time-slices are compatible with the results in
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Section 5.6. In addition, we discovered a dominant pathology that was observed in a small
size time-slice could be observable in a larger size time-slice that consumes the smaller time-slice.
In other words, patterns of hardware events represented in smaller time-slices were shown to
reappear in the larger slices. For example, when data from a time-slice TS1 is classified as a
pathology, then TS2, the next time-slice, is classified as a different pathology. If we merge both
time-slices into a larger time-slice, TS3 (TS1 + TS2), we observed that, in many cases, TS3 is
classified as the same dominant pathology label from either TS1 or TS2
During the performance tuning processes, the information from ADP made our search for
performance pathologies considerably easier and simpler. ADP automatically classifies labels
against hotspot functions that exhibit event patterns that are indicative of hardware bottlenecks.
Each classified label represents a dominant resource bottleneck, which helps guide what needed
to be improved in the function. Despite our unfamiliarity with these functions, we were able
to improve the performance of each of these applications in only a few hours. Because ADP’s
decision trees expose the dominant performance pathologies as easy-to-understand labels, the
interpretation of these labels does not require architectural knowledge, and the barrier-to-entry
for hardware performance tuning is significantly reduced.
6.2 Possible Tuning Tool Integration
ADP automates the selection of key hardware performance monitoring events, and this feature of
ADP can help hardware event architects. They can understand how hardware events are relevant
to performance tuning. In addition, ADP allows the tuning community to better understand the
usefulness of hardware events, so they can focus exclusively on events that are useful for their
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Figure 6.1: A Possible Integration into Intel VTune.
ADP can automatically identify a dominant performance pathology and provide user-friendly
labels.
domain. In addition, ADP provides automated detection of performance problems associated
with a dominant hardware resource bottleneck. The result of this automation is that users can
rapidly profile new architectures without possessing intimate knowledge of their events. We
plan to implement ADP’s decision-tree-based analysis feature in current VTune tuning tool [75].
Figure 6.1 shows that this viewpoint can provide intuitive visualization of identified performance
problems. This identification can help to interpret performance bottleneck metrics that are
measured in the VTune tuning tool.
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Chapter 7
Conclusion
Performance characterization of hardware bottlenecks is essential for effectively tailoring algo-
rithms to architectures. Different architectures manifest different performance bottlenecks – for
example, branch misprediction is different for out-of-order processors in comparison with in-
order processors. Even similar architectures may vary in their degrees of affliction from the same
performance bottlenecks, depending on properties such as the sizes and configurations of their
caches, the latency and degree of pipelining of their functional units, and their pipeline depth and
issue width. Tuning applications to specific architectures can be difficult. One of the best resources
available for supporting this tuning is performance monitoring hardware events. However, it is
challenging to choose an appropriate set of hardware events to collect and to interpret those results.
In order to simplify the identification of performance bottlenecks or pathologies using hardware
events, we designed and implemented an automated system, ADP. It uses micro-benchmarks
developed by architecture experts to model the performance pathologies that exhibit event patterns
that expose resource bottlenecks. ADP selects a refined subset of the hardware events that
are highly correlated with the performance pathologies. Random forests of decision trees are
trained with the selected key events in order to fingerprint the characteristics of the performance
pathologies and their related hardware resource bottlenecks. The fingerprints and decision
trees can identify the performance pathologies in a target application. ADP is effective for
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applications that incur hardware resource bottlenecks and the bottlenecks are fingerprinted by
micro-benchmarks. It matches the behaviors of applications with respect to hardware resources
against those of micro-benchmarks and provides a level of confidence that this match is not
coincidental. As a result, it may have false positives and false negatives. Since ADP provides
guidelines for interpreting the resource bottlenecks, we believe false positives and false negatives
are evident to the users.
Provided that an architecture has multiplexing support for the performance monitoring
hardware and has a sufficient set of hardware performance events, we believe that our mechanisms
are applicable to any architecture. ADP automatically classifies the performance pathology labels
for an application’s hotspot functions. Using these labels, we were able to speedup the execution
times of three PARSEC applications by an average of 1.73. In this thesis, we have shown how
to use machine learning mechanisms in order to classify the pathological behaviors of software
in terms of high-level labels that can identify the most significant resource bottleneck during the
execution. We have provided feedback from ADP can be used by programmers in order to optimize
the performance of their software.
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Appendix
Name Functions Ratio Pathologies Norm BranchMis Norm L3Mis
E2.1 E2.8 E2.1 E2.8 E2.1 E2.8 E2.1 E2.8 E2.1 E2.8
blackscholes BlkSchlsEqEuroNoDiv 0.28 0.28 N Div N Div 0.010 0.010 0.000 0.001
bodytrack InsideError, EdgeError, ImageProjection
0.45
0.41
0.25
0.44
0.40
0.25
P Array L3
P Array L3
P SB L3
P Array l3
P Array L3
P sB L3
0.017
0.083
0.000
0.017
0.085
0.000
0.000
0.000
0.000
0.002
0.007
0.004
canneal swap cost, Run, netlist
0.55
0.20
0.19
0.52
0.21
0.20
P Pointer M
P Pointer M
P LList M
N Pointer M
P FPU
P List M
0.006
0.014
0.051
0.007
0.014
0.051
0.319
0.003
0.536
0.459
0.003
0.544
dedup deflate slow, build tree, sha1 block data order
0.21
0.81
0.26
0.21
0.73
0.26
N LList L2
P BrMis
P SB L3
N LList L2
P BrMis
P SB L3
0.097
0.417
0.000
0.086
0.397
0.001
0.001
0.000
0.003
0.001
0.000
0.006
facesim
Add Force Differential,
Update Position Based -State Helper,
operator*
0.17
0.32
0.24
0.16
0.19
0.24
N AA L3
P SB L3
P BrMis
N AA L3
P SB L3
P BrMis
0.000
0.016
0.000
0.001
0.016
0.000
0.053
0.123
0.001
0.061
0.119
0.000
fluidanimate
ComputeForcesMT,
Compute-
DensitiesMT,
RebuildGridMT
ComputeForcesMT,
Compute-
DensitiesMT,
AdvanceFrameMT
0.31
0.32
0.39
0.31
0.31
0.42
P BrMis
P BrMis
P LList L3
P BrMis
P BrMis
P LList L3
0.176
0.136
0.013
0.184
0.149
0.010
0.032
0.038
0.551
0.030
0.026
0.610
freqmine FPArray scan2 DB, insert, FP growth
0.43
0.55
0.34
0.44
0.55
0.33
P BrMis
P BrMis
P BrMis
P BrMis
P BrMis
P BrMis
0.230
0.225
0.206
0.232
0.223
0.204
0.223
0.000
0.000
0.002
0.000
0.000
raytrace
TraverseBVH with -
StandardMesh,
renderFrame,
recursiveBuildFast
TraverseBVH with -
StandardMesh, task,
recursiveBuildFast
0.20
0.18
0.25
0.27
0.26
0.26
P SB L3
P SB L2
P BrMis
P SB L3
P SB L3
P BrMis
0.076
0.000
0.049
0.080
0.002
0.049
0.437
0.000
0.049
0.447
0.010
0.004
streamcluster dist 0.43 0.35 P LList L3 P LList L3 0.002 0.002 0.159 0.207
swaptions
HJM SimPath Forward Blocking, CumNor-
malInv, RanUnif
0.59
0.19
0.35
0.59
0.19
0.35
N ITLB
P ICache
N Div
N ITLB
P ICache
N Div
0.080
0.151
0.018
0.076
0.149
0.017
0.000
0.000
0.000
0.013
0.000
0.000
vips lintran gen, affine gen, conv gen
0.38
0.34
0.25
0.38
0.33
0.25
N FPU
N DIV
P BrMis
N FPU
N Div
P BrMis
0.000
0.001
0.002
0.000
0.002
0.001
0.000
0.000
0.000
0.000
0.001
0.000
x264 x264 0.27 0.24 N ITLB N ITLB 0.067 0.063 0.093 0.133
Table A.1: The Classification of Pathology Labels of PARSEC.
Env. is the experimental environment. E2.1 executes the PARSEC applications with a single
worker thread and E2.8 uses 8 worker threads. Functions enumerate the top 3 hotspot functions
in terms of retired instructions in descending order. Ratio is the ratio of plurality decision
from random forests. Norm BranchMis is the approximated penalty due to branch mispre-
diction in clock cycles: 15 × BR MISP EXEC.ANY ÷ CPU CLK UNHALTED.THREAD.
Norm L3Mis is the approximated penalty due to L3 cache misses in clock cycles: 100 ×
MEM LOAD RETIRED.LLC MISS ÷ CPU CLK UNHALTED.THREAD.
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Name Functions Cov. (%) Pathologies Ratio M/C Correct
E1 E2 E1 E2 E1 E2 E1 E2 E1 E2 E1 E2
perl-
bench S regmatch, S find byclass, S regtry 63.3 65.6
N ITLB
N BrMis
N BrMis
N BrMis
N BrMis
N BrMis
0.42
0.46
0.50
0.66
0.54
0.47
C C Y Y
bzip2 BZ2 blockSort, mainGtU,BZ2 compressBlock
mainGtU, mainSort,
BZ2 compressBlock 65.4 64.4
N Div
N Div
P BrMis
N Array L2
P BrMis
P BrMis
0.87
0.72
0.56
0.19
0.31
0.31
C C Y Y
gcc clear table, bitmap operation, htab traverse 35.3 36.1
N BrMis
N BrMis
P Array L2
N BrMis
N Array L2
N LList L3
0.66
0.43
0.55
0.51
0.21
0.57
C M N Y
mcf primal bea mpp, replace weaker arc, refresh potential 76.9 75.7
N FPU
P Array M
P LList L3
P Array M
P Array M
P LList L3
0.71
0.44
0.43
0.30
0.48
0.73
M M Y Y
milc mult su3 nn, mult su3 na,scalar mult add su3 matrix
mult su3 na, mult su3 nn,
scalar mult add su3 matrix 48.2 48
P AA M
P AA M
P Array L3
N FPU
N FPU
N Div
0.33
0.29
0.36
0.15
0.16
0.89
M C Y N
namd calc pair energy fullelect, calc pair fullelect, calc pair energy 37.6 37.6
N FPU
N FPU
N LList M
N FPU
N FPU
N FPU
0.27
0.27
0.24
0.31
0.31
0.30
C C Y Y
gobmk do play move,dfa matchpat loop, fastlib
do play move, fastlib,
do dfa matchpat 21.2 21
P BrMis
N LList M
P BrMis
P BrMis
P BrMis
P Array L3
0.81
0.76
0.87
0.62
0.76
0.32
C C Y Y
dealII compute fill, assemble matrix, add line 52.8 52.7
N Div
N AA L2
N LList L2
N Div
N FPU
N LList L3
0.78
0.23
0.71
0.35
0.34
0.41
C C Y Y
soplex entered4X, setup, assign2productFull 42 44
P Array L3
N Div
P Pointer L2
N ITLB
N ITLB
P Pointer L2
0.32
0.32
0.41
0.22
0.46
0.52
M C Y N
povray All Plane Intersections,
All CSG Intersect Intersections, Intersect Sphere
36.3 37.8
N Div
N Div
N Div
N Icache
N LList L2
N Div
0.65
0.64
0.69
0.40
0.20
0.36
C C Y Y
hmmer P7Viterbi 98.2 98.1 N FPU P BrMis 0.82 0.29 C C Y Y
sjeng std eval, gen, setup attackers std eval, setup attackers, gen 36 37.5
P BrMis
P BrMis
P BrMis
P BrMis
P BrMis
N BrMis
0.62
0.78
0.64
0.30
0.41
0.31
C C Y Y
lib-
quantum quantum toffoli, quantum sigma x, quantum cnot 93.3 93.1
N LList L3
N Array L3
N LList L3
N LList M
P LList L2
P Array L3
0.54
0.38
0.73
0.23
0.36
0.32
M M Y Y
h264 SteupFastFullPelSearch, FastFullPelBlockMotionSearch, SATD 58.6 57.5
N AA L2
N ITLB
N Div
P BrMis
N Array L2
P BrMis
0.20
0.51
0.68
0.17
0.44
0.35
C C Y Y
lbm performStreamCollide 99.5 99.5 P AA L2 N AA M 0.31 0.20 M M Y Y
omnetpp shiftup, selectNextModule, setOwner 38.7 37.4
N Div
N Array M
N Div
N Div
P Array M
P Array M
0.58
0.69
0.83
0.29
0.83
0.28
M M Y Y
astar releasepoint, makebound2, addtobound 78.1 82.7
N Div
P BrMis
P Array L3
P BrMis
P BrMis
P BrMis
0.86
0.87
0.26
0.37
0.25
0.38
C C Y Y
sphinx
vector gautbl eval logs3,
mgau eval, ap-
prox cont mgau frame eval
vector gautbl eval logs3,
mgau eval, mdef sseq2sen 81.1 84.1
P Array L3
N LList M
N Array M
N Div
N ITLB
N Array M
0.26
0.82
0.74
0.19
0.24
0.24
M M Y Y
xalan-
cbmk
iterator, contains, isDupli-
cateOf
release, contains, isDuplica-
teOf 50.3 60.1
P Array L2
N LList L3
N LList L3
N Array L2
P LList L2
P Array L3
0.28
0.39
0.36
0.27
0.44
0.38
M M Y Y
Table A.2: The Classification of Pathology Labels of SPEC CPU2006 and their correctness
regarding memory-bound and CPU-bound.
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